Mark bit ranges of swizzles with comments in generated SystemVerilog #1208
mkorbel1general.yml
on: pull_request
Run Checks
1m 44s
Build Devtools
2m 28s
Deploy Documentation
Annotations
1 error
|
Run Checks
Process completed with exit code 1.
|